

FIG. 1




FIG. 2





FIG. 3



Source Synchronous Address Receiver 200

FIG. 4

Blakely, Sokoloff, Taylor & Zafman LLP (310) 207-3800
Title: Method And Apparatus For A Low Latency Source-Synchronous Address Receiver For A Host System Bus In A Memory Controller
1st Named Inventor: Srinivasan T. Rajappa
Express Mail No.: EV339914529US Docket No.: 42P9347C
Sheet: 5 of 7





FIG. 5



Source Synchronous Address Receiver 200

6
FIG.




FIG. 7